SystemC jobs
Subscribe to RSS Feed| Posted | Job Title | Company | Location |
|---|---|---|---|
|
More Job Postings from the Web
|
|||
| Sep 03 | Principal Engineer-Software | General Dynamics | Santa Clara, CA |
|
Code floating point models of DSP algorithms in C/C++/C#, SystemC, Matlab, or Simulink Support implementation and verification teams Assist in developing verification and test... more |
|||
| Sep 02 | Senior DSP Engineer | Houston, TX | |
|
Technical Skills: DC ADE SystemC VCS C++... more |
|||
| Sep 02 | Senior DSP Design Engineer | New York, NY | |
|
Technical Skills: RF/Mixed Signal IC designs SystemC DC TCL chip integration... more |
|||
| Sep 02 | Senior Digital Design Engineer | Modicom | Sunnyvale, CA |
|
controller. o PC chipset, North/South Bridge controller. o Other multi-million gates digital/mix-signal design. Desired: - Strong language user in SystemVerilog, SystemC or Perl. more |
|||
| Sep 02 | Principal Digital Design Engineer | Modicom | Los Angeles, CA |
|
g controller. o PC chipset, North/South Bridge controller. o Other multi-million gates digital/mix-signal design. Desired: - Strong language user in SystemVerilog, SystemC or... more |
|||
| Sep 02 | ASIC Verification Engineer, Principal (3676) | QLogic | Aliso Viejo, CA |
|
framework such as OVM or VMM C++ including SystemC Verification of Ethernet, PCIe or other industry standard protocols Formal Verification using Jasper or similar tool Automated... more |
|||
| Sep 02 | ASIC Verification Engineer, Principal | QLogic | Roseville, CA |
|
such as OVM or VMM * C++ including SystemC * Verification of Ethernet, PCIe or other industry standard protocols * Formal Verification using Jasper or similar tool * Automated... more |
|||
| Sep 01 | Engineer, Principal - Systems Design | Broadcom | Irvine, CA |
|
SystemVerilog highly desirable Knowledge of SystemC/C++ is a plus Good debugging skills Good communication skills a must, as the successful applicant will have to understand... more |
|||
| Sep 01 | Software Engineer - TLM | Jobcentral | Chandler, AZ |
|
high-level modeling languages such as C++, SystemC, etc. o Successful experience ... and the usage requirements of Marvell SoC. SystemC and C++ are the primary modeling... more |
|||
| Sep 01 | Staff / Senior Staff ASIC Verification Engineer | Seagate Technology | Shakopee, MN |
|
environment (VMM, OVM) with SystemVerilog/SystemC is highly desirable. Our culture is focused on our Corporate Values --People, Customer Success, Excellence, Innovation, Teamwork,... more |
|||
| Sep 01 | Hardware Developer 4 | Oracle | Austin, TX |
|
coding skills in Verilog, System Verilog, SystemC or other relevant languages. In-depth understanding of formal methods, gate-level simulations, and code/functional coverage.This... more |
|||
| Aug 31 | DSP Engineer | New York, NY | |
|
Technical Skills: TCL C++ VCS HDL logic designing SystemC... more |
|||
| Aug 31 | DSP Designer | Atlanta, GA | |
|
Technical Skills: VCS DC Electronic components Devleopment SystemC C++... more |
|||
| Aug 31 | Senior DSP Engineer | Boston, MA | |
|
Technical Skills: C++ SystemC Electronic components Devleopment VCS Power Compiler... more |
|||
| Aug 31 | DSP Designer | Washington | |
|
Technical Skills: HDL logic designing SystemC Power Compiler TCL ADE... more |
|||
| Aug 31 | Principal Engineer-Software | General Dynamics | Santa Clara, CA |
|
a?Code floating point models of DSP algorithms in C/C++/C#, SystemC, Matlab, or Simulink a?Support implementation and verification teams a?Assist in developing verification and... more |
|||
| Aug 31 | DSP Engineer | New York, NY | |
|
Technical Skills: Chip Design ADE C++ SystemC RF/Mixed Signal IC designs... more |
|||
| Aug 31 | Senior DSP Design Engineer | San Antonio, TX | |
|
Technical Skills: SystemC C++ RF/Mixed Signal IC designs ADE Power Compiler... more |
|||
| Aug 31 | Senior DSP Engineer | Seattle, WA | |
|
Technical Skills: Chip Design chip integration C++ Electronic components Devleopment SystemC... more |
|||
| Aug 31 | Direct of Engineering | Open-silicon | Eau Claire, WI |
|
tools, hardware design and debug, SystemC and other programming languages are a plus. Experience working with OVM, or Specman e is a plus Experience working with Emulators,... more |
|||
| Aug 31 | Hardware Developer 3 | Oracle | Austin, TX |
|
coding skills in Verilog, System Verilog, SystemC or other relevant languages. In-depth understanding of formal methods, gate-level simulations, and code/functional coverage. This... more |
|||
| Aug 31 | ASIC Verification Engineer, Principal | QLogic | Roseville, CA |
|
such as OVM or VMM * C++ including SystemC * Verification of Ethernet, PCIe or other industry standard protocols * Formal Verification using Jasper or similar tool * Automated... more |
|||
| Aug 31 | ASIC Verification Engineer, Principal | QLogic | Aliso Viejo, CA |
|
such as OVM or VMM * C++ including SystemC * Verification of Ethernet, PCIe or other industry standard protocols * Formal Verification using Jasper or similar tool * Automated... more |
|||
| Aug 31 | Part Time Bookkeeper | Randstad | Pompton Plains, NJ |
|
are approved by bookkeeper and posted to systemc. Invoices for physical products will be matched to Goods Received note and posted to system, provided the PO purchase prices are... more |
|||
| Aug 31 | Engineer, Senior ASIC Design Verification | Marvell | Santa Clara, CA |
|
VCS/NCsim, Modeltech, C-language or SystemC, Vera, Specman, System Verilog. Candidate must show a strong knowledge in the development of chip verification environments and a... more |
|||
| Aug 31 | Insurance Account Associate | Huntington Bancshares | Canonsburg, PA |
|
information within the agency management systemc. Enter activities per the established guidelines and provide timely follow up to open activities d. Utilize the document... more |
|||
| Aug 30 | Design Engineer 2 | Amd - Advanced Micro Devices | Austin, TX |
|
be using x86 assembly, C++, System Verilog, SystemC or Verilog to create directed test cases, test benches, sub-block exercisers, and other objects used to stimulate the RTL... more |
|||
| Aug 30 | Shipping/Receiving Specialist | Eaton | Memphis, TN |
|
Job Title: Shipping/Receiving Specialist Profession: Logistics/Operations/Manufacturing -> Inventory Control and Warehouse Operations AutoReqId 35262BRFunction Supply... more |
|||
| Aug 30 | Engineer, Staff II - IC Design | Broadcom | Longmont, CO |
|
PERL, TCL programming skills. - SystemC, System Verilog or assertion based verification background a plus. - Strong system and block level reference modeling skill. - Excellent... more |
|||
| Aug 30 | Engineer, Principal - Systems Design | Broadcom | San Diego, CA |
|
level modeling experience desirable such as SystemC or other high level modeling tools - audio processing - security & DRM Education: Master Degree in EE or Computer Science is... more |
|||
| Aug 30 | Part Time Bookkeeper | Randstad | Pompton Plains, NJ |
|
are approved by bookkeeper and posted to systemc. Invoices for physical products will be matched to Goods Received note and posted to system, provided the PO purchase prices are... more |
|||
| Aug 29 | Senior DSP Design Engineer | Chicago, IL | |
|
Technical Skills: Chip Design SystemC ADE chip integration Power Compiler... more |
|||
| Aug 29 | ASIC Design Verification Engineer | Cisco Systems | San Jose, CA |
|
uch as SystemVerilog, Vera, or e/Specman. Desired Experience: * SystemVerilog, especially with the OVM framework. * C++, especially with SystemC and TLM libraries. * Modern... more |
|||
| Aug 28 | Senior DSP Design Engineer | San Antonio, TX | |
|
Technical Skills: ADE chip integration DC Power Compiler SystemC... more |
|||
| Aug 28 | Lead DSP Engineer | San Francisco, CA | |
|
Technical Skills: RF/Mixed Signal IC designs Electronic components Devleopment Power Compiler SystemC chip integration... more |
|||
| Aug 28 | FPGA Design Engineers | Aerotek | Denver, CO |
|
Verilog (both preferred), SystemVerilog or SystemC or C++ (SystemVerilog preferred), Mentor Graphics Modelsim, SystemVerilog or PSL assertions, CVS or ClearCase (or equivelant) is... more |
|||
| Aug 27 | Senior DSP Engineer | Houston, TX | |
|
Technical Skills: C++ Micro-Architecture SystemC ADE TCL... more |
|||
| Aug 27 | FPGA Design Engineers | Aerotek | Denver, CO |
|
Verilog (both preferred), SystemVerilog or SystemC or C++ (SystemVerilog preferred), Mentor Graphics Modelsim, SystemVerilog or PSL assertions, CVS or ClearCase (or equivelant) is... more |
|||
| Aug 26 | Design Engineer 2 | AMD | Austin, TX |
|
be using x86 assembly, C++, System Verilog, SystemC or Verilog to create directed test cases, test benches, sub-block exercisers, and other objects used to stimulate the RTL... more |
|||
| Aug 26 | DSP Engineer | San Francisco, CA | |
|
Technical Skills: Micro-Architecture SystemC Chip Design RF/Mixed Signal IC designs DC... more |
|||
| Aug 26 | Senior DSP Engineer | New York, NY | |
|
Technical Skills: C++ SystemC RF/Mixed Signal IC designs chip integration C... more |
|||
| Aug 26 | Insurance Account Associate | Huntington Bancshares | Canonsburg, PA |
|
information within the agency management systemc. Enter activities per the established guidelines and provide timely follow up to open activities d. Utilize the document... more |
|||
| Aug 26 | Verification Engineer | SanDisk | Milpitas, CA |
|
Assertions and behavioral modeling in SystemC and C++. Support of design and verification methodology enhancements.This position requires an MS degree or equivalent with 5 or more... more |
|||
| Aug 25 | DSP Engineer | New York, NY | |
|
Technical Skills: DC Power Compiler SystemC Micro-Architecture ADE... more |
|||
| Aug 25 | ESL Member of Technical Staff | Oneten Technologies | San Jose, CA |
|
ESL related methodologies, including HLS, SystemC & TLM * Familiar with RTOS kernel, driver development, GDB * Have experience in both HW and SW in embedded system application *... more |
|||
| Aug 25 | Engineer, Senior Software | Jobcentral | Chandler, AZ |
|
CoWare, QEmu) a Plus 6) Experience with SystemC is a Plus 7) Experience in Virtio, CoWare, Vast, QEMU is a plus Description: Responsibilities for this Virtual Platform Model... more |
|||
| Aug 25 | Senior DSP Engineer | New York, NY | |
|
Technical Skills: DC Power Compiler SystemC Chip Design Electronic components Devleopment... more |
|||
| Aug 25 | Electrical Systems Engineer (Modeling & Simulation) | Rolls Royce | Indianapolis, IN |
|
trochemical systems, functions, and performance. Knowledge of simulation language standards such as VHDL-AMS, Verilog, Verilog A, MAST, SystemC, SysML and simulation languages... more |
|||
| Aug 25 | Principal Digital Design Engineer | Modicom | Los Angeles, CA |
|
Strong language user in SystemVerilog, SystemC or Perl.- Experience on fully random, cover matrix driven verification methodology.- Experience on generate assertions for his own... more |
|||
| Aug 24 | ASIC Verification Engineer | RGA Associates | Mountain View, CA |
|
writing golden reference models in SystemC/C++/SystemVerilog, creating test ... * is a plus Experience with System Verilog and/or SystemC is a plus Microprocessor... more |
|||
| Aug 24 | Senior ASIC Verification Engineer (Multiple Positions) | Terran Systems | San Diego, CA |
|
of System Verilog, HDL, Specman C/C++, SystemC, and/or Perl is needed - ... Design Verification - System Verilog, Vera, SystemC, HDL, constrained verification... more |
|||
| Aug 24 | Verification Engineer | SanDisk | Milpitas, CA |
|
Assertions and behavioral modeling in SystemC and C++. Support of design and verification methodology enhancements. This position requires an MS degree or equivalent with 5 or... more |
|||
| Aug 24 | Lead DSP Engineer | New York, NY | |
|
Technical Skills: Power Compiler SystemC VCS ADE Micro-Architecture... more |
|||
| Aug 24 | FPGA Design Engineer | Riccione Resources | Dallas, TX |
|
flow - VHDL / Verilog / SystemVerilog / SystemC - BSEE/MSEE or equivalent Plusses only (not necessary): - Sonet / SDH / PDH / ITU-T telecom industry standards preferred - IEEE /... more |
|||
| Aug 24 | Senior Electrical Engineer | Finesse Solutions | San Jose, CA |
|
Veralog/VHDL/SystemC 11. Understanding of requirements for CE testing 12. Experience with PLL?s 13. Experience with shielding and grounding 14. Ability to work under tight... more |
|||
| Aug 24 | Performance Modeling Engineer | Sandforce | Saratoga, CA |
|
Must have experience and/or familiarity with SystemC, Testbuilder, or similar ... Experience and/or familiarity with SystemC, Testbuilder, or similar tools desirable... more |
|||
| Aug 23 | Verification Engineer II | SanDisk | Milpitas, CA |
|
Assertions and behavioral modeling in SystemC and C++. Support of design and verification methodology enhancements. This position requires an MS degree or equivalent with 5 or... more |
|||
| Aug 23 | DSP Designer | San Antonio, TX | |
|
Technical Skills: RF/Mixed Signal IC designs chip integration SystemC Micro-Architecture DC... more |
|||
| Aug 23 | Senior DSP Design Engineer | New York, NY | |
|
Technical Skills: TCL C++ RF/Mixed Signal IC designs SystemC Chip Design... more |
|||
| Aug 23 | Engineer, Staff II - IC Design | Broadcom | Longmont, CO |
|
PERL, TCL programming skills. - SystemC, System Verilog or assertion based verification background a plus. - Strong system and block level reference modeling skill. - Excellent... more |
|||
| Aug 23 | Software Engineer - TLM | Marvell | Chandler, AZ |
|
high-level modeling languages such as C++, SystemC, etc. o Successful experience ... and the usage requirements of Marvell SoC. SystemC and C++ are the primary modeling... more |
|||
| Aug 23 | Engineer, Senior Software | Marvell | Chandler, AZ |
|
CoWare, QEmu) a Plus 6) Experience with SystemC is a Plus 7) Experience in Virtio, CoWare, Vast, QEMU is a plus Description: Responsibilities for this Virtual Platform Model... more |
|||
| Aug 22 | DSP Designer | New York, NY | |
|
Technical Skills: chip integration C TCL SystemC C++... more |
|||
| Aug 21 | IA FPGA ASIC Sr. Architect and Designer | L-3 Communication Systems - East | Camden, NJ |
|
Expert experience with architecture modeling such as use of SystemC/TLM 2.0 is required. The successful candidate will: Participate in architecture definition, requirements... more |
|||
| Aug 21 | DSP Designer | New York, NY | |
|
Technical Skills: SystemC RF/Mixed Signal IC designs Power Compiler VCS HDL logic designing... more |
|||
| Aug 21 | IA FPGA ASIC Sr. Architect and Designer | L-3 Communications: Cse | Camden, NJ |
|
Expert experience with architecture modeling such as use of SystemC/TLM 2.0 is required ... and scripting (Shell, PERL, etc. ) VHDL, SystemC, SystemVerilog Familiarity with OVM,... more |
|||
| Aug 21 | Senior ASIC/FPGA Verification Engineer | L-3 Communications: Cse | Camden, NJ |
|
languages and methodologies (SystemVerilog, SystemC or C/C++, Bash, Perl, Tcl). Must have experience in formal verification and code coverage. Must have experience with a reuse... more |
|||
| Aug 20 | Design Verification Engineer | Foxhunt | Sunnyvale, CA |
|
Strong Verilog, SystemC or C/C++, Perl/shell scripts or Vera programming skills. . Must have good communication skills. . Networking experience is highly desirable, but not... more |
|||
| Aug 20 | IA FPGA ASIC Sr. Architect and Designer | L-3 Communications | Camden, NJ |
|
Expert experience with architecture modeling such as use of SystemC/TLM 2.0 is required ... and scripting (Shell, PERL, etc. ) VHDL, SystemC, SystemVerilog Familiarity with OVM,... more |
|||
| Aug 20 | Senior DSP Design Engineer | New York, NY | |
|
Technical Skills: Power Compiler DC VCS SystemC Micro-Architecture... more |
|||
| Aug 20 | Senior ASIC/FPGA Verification Engineer | L-3 Communications | Camden, NJ |
|
languages and methodologies (SystemVerilog, SystemC or C/C , Bash, Perl, Tcl). Must have experience in formal verification and code coverage. Must have experience with a reuse... more |
|||
| Aug 20 | Senior DSP Engineer | Los Angeles, CA | |
|
Technical Skills: SystemC HDL logic designing DC RF/Mixed Signal IC designs Power Compiler... more |
|||
| Aug 19 | Lead DSP Engineer | San Francisco, CA | |
|
Technical Skills: RF/Mixed Signal IC designs C++ SystemC ADE chip integration... more |
|||
| Aug 19 | Engineer, Senior Software | Marvell | Chandler, AZ |
|
CoWare, QEmu) a Plus 6) Experience with SystemC is a Plus 7) Experience in Virtio, CoWare, Vast, QEMU is a plus Description: Responsibilities for this Virtual Platform Model... more |
|||
| Aug 19 | ASIC Engineer 4 | Juniper Networks | Sunnyvale, CA |
|
Strong Verilog, SystemC or C/C++, Perl/shell scripts or Vera programming skills. Must have good leadership/communication skills. Networking experience is highly desirable, but not... more |
|||
| Aug 19 | Senior Software Developer-Simulators | Fusion408 | Santa Clara, CA |
|
have solid C++ & C skills -Experience with SystemC is desired -Possessing both Linux &Windows development experience is preferable -Must be knowledgeable of assembly language... more |
|||
| Aug 18 | Performance Modeling Engineer | Sandforce | Saratoga, CA |
|
Must have experience and/or familiarity with SystemC, Testbuilder, or similar ... Experience and/or familiarity with SystemC, Testbuilder, or similar tools desirable... more |
|||
| Aug 18 | DSP Designer | New York, NY | |
|
Technical Skills: Micro-Architecture HDL logic designing SystemC VCS Chip Design... more |
|||
| Aug 18 | DSP Engineer | New York, NY | |
|
Technical Skills: RF/Mixed Signal IC designs HDL logic designing C VCS SystemC... more |
|||
| Aug 18 | Embedded Software Engineer | Aerotek | Richardson, TX |
|
Embedded software Engineer opportunity in Real Time Operating SystemC/C++ languagesHigh and Low Level experienceTelecommunications environment is a plusSONET is a plusDebugging/... more |
|||
| Aug 18 | Senior Digital Design Engineer | Modicom | San Jose, CA |
|
- Strong language user in SystemVerilog, SystemC or Perl. - Experience on fully random, cover matrix driven verification methodology. - Experience on generate assertions for his... more |
|||
| Aug 17 | ASIC SOC RTL SystemC Embedded OS | Intouch Staffing Professionals | Santa Clara, CA |
|
End Interface Writing Specs SOC Modeling SystemC / C++ Embedded OS Masters Degree or / PhD in Computer Science, EE or related field Please forward your resume directly to my... more |
|||
| Aug 17 | Senior DSP Engineer | New York, NY | |
|
Technical Skills: VCS Chip Design SystemC ADE C++... more |
|||
| Aug 17 | DSP Designer | San Diego, CA | |
|
Technical Skills: HDL logic designing Electronic components Devleopment RF/Mixed Signal IC designs C++ SystemC... more |
|||
| Aug 17 | ASIC Engineer 4 | Juniper Networks | Sunnyvale, CA |
|
verification experience.* Strong Verilog, SystemC or C/C++, Perl/shell scripts or Vera programming skills.* Must have good leadership/communication skills.* Networking experience... more |
|||
| Aug 16 | Lead DSP Engineer | Dallas, TX | |
|
Technical Skills: SystemC Chip Design Micro-Architecture ADE C++... more |
|||
| Aug 16 | Senior DSP Design Engineer | Maryland, NY | |
|
Technical Skills: DC Electronic components Devleopment Chip Design ADE SystemC... more |
|||
| Aug 16 | DSP Engineer | Texas | |
|
Technical Skills: VCS SystemC C ADE HDL logic designing... more |
|||
| Aug 16 | SMTS - DFT/DFD Verification Engineer | Amd - Advanced Micro Devices | Boxborough, MA |
|
with HVL's such as System Verilog or SystemC is a plus, as is experience with formal verification tools.DESCRIPTION OF DUTIES IN ADDITION TO THOSE IN JOB DESCRIPTION:The AMD... more |
|||
| Aug 16 | DSP Engineer | New Jersey | |
|
Technical Skills: SystemC C ADE HDL logic designing RF/Mixed Signal IC designs... more |
|||
| Aug 16 | Senior DSP Design Engineer | Boston, MA | |
|
Technical Skills: HDL logic designing C SystemC Chip Design Micro-Architecture... more |
|||
| Aug 16 | Senior DSP Engineer | New Virginia, IA | |
|
Technical Skills: VCS HDL logic designing RF/Mixed Signal IC designs chip integration SystemC... more |
|||
| Aug 16 | Senior DSP Design Engineer | Houston, TX | |
|
Technical Skills: VCS RF/Mixed Signal IC designs SystemC Electronic components Devleopment Micro-Architecture... more |
|||
| Aug 16 | IT Business Analyst | Cummins | Fridley, MN |
|
requirement cannot be met within the systemc. Challenge and convince business partners to change business processes, as well as to minimize system development costs or... more |
|||
| Aug 15 | Senior ASIC Verification Engineer (Multiple Positions) | Terran Systems | Palo Alto, CA |
|
Engineer, Verilog, System Verilog, SystemC, Graphics, Reconfigurable, ... Design Verification- System Verilog, Vera, SystemC, HDL, or assertion based... more |
|||
| Aug 15 | Senior ASIC Verification Engineer (Multiple Positions) | Terran Systems | San Diego, CA |
|
Engineer, Verilog, System Verilog, SystemC, Graphics, Reconfigurable, ... Design Verification- System Verilog, Vera, SystemC, HDL, or assertion based... more |
|||
| Aug 15 | Senior ASIC Verification Engineer (Multiple Positions) | Terran Systems | San Jose, CA |
|
Engineer, Verilog, System Verilog, SystemC, Graphics, Reconfigurable, ... Design Verification- System Verilog, Vera, SystemC, HDL, or assertion based... more |
|||
| Aug 15 | Verification Engineer | Marvell Semiconductors | Santa Clara, CA |
|
Stated exp must incl: Verilog, C/C++, Perl, C-shell, Assembly, SystemVerilog/SystemC, unit-level & full-chip testbenches, CPU architecture & micro-architecture, AMBA, AXI & SMP... more |
|||
| Aug 15 | Software Engineer - TLM | Marvell Semiconductor | Chandler, AZ |
|
and the usage requirements of Marvell SoC. SystemC and C++ are the primary modeling ... high-level modeling languages such as C++, SystemC, etc. o Successful experience... more |
|||
| Aug 15 | Engineer, Senior Software | Marvell Semiconductor | Chandler, AZ |
|
ring4) Self-motivated team player and quick learner5) Experience with industry ESL tools (Synopsys, CoWare, QEmu) a Plus6) Experience with SystemC is a Plus7) Experience in... more |
|||
Systemc Jobs powered by SimplyHired